

21C543

MICROCONTROLLER & EMBEDDED

SYSTEM



Chapter-01

Module-02

Introduction To The ARM Instruction Set

C Compilers & Optimization

Topic 01

Data Processing Instruction

Mnemonic	Operation	Action
AND	Logical AND	$Rd := Rn \text{ AND }$ shifter_operand
EOR	Logical Exclusive OR	$Rd := Rn \text{ EOR }$ shifter_operand
SUB	Subtract	$Rd := Rn - \text{shifter_}$ operand

R, S, B	Reverse	Subtract	$Rd := \text{Subtract_operand}$ Rn
ADD	Add		$Rd := Rn + \text{Shift_oper}$ - and
ADC	Add with carry		$Rd := Rn + \text{Shift_Oper}$ - and + Carry Flag.
SBC	Subtract with carry		$Rd := Rn - \text{Shift_Oper}$ - NOT (Flag) (carry flag.)
R, S, C	Reverse Subtract with carry		$Rd := \text{Shift_Oper}$ $Rn - \text{NOT (Carry Flag)}$
TST	Test		Update flags after $Rn \& \text{AND Shift_Oper}$
TEQ	Test Equivalence		Update flags after $Rn \text{ EOR Shift_Oper}$
CMP	Compare		Update flags after $Rn - \text{Shift_Oper}$
CMN	Compare Negated		Update flags after $Rn + \text{Shift_Oper}$

ORR	Logical (inclusive) OR	$Rd := R_n \text{ OR } i\text{shifted operand}$
MOV	Move	$Rd := i\text{shifted operand}$ (no first operand)
BIC	Bit clear (Logical NAND)	$Rd := R_n \text{ AND NOT } (i\text{shifted operand})$
MVN	Move Not	$Rd := \text{NOT } i\text{shifted operand}$ (no first operand)
ASR	Arithmetic Shift right	$Rd = R_m \gg \text{immediate}$, $C \text{ flag} = R_m [\text{immediate} - 1]$ $Rd = Rd \gg R_s, C \text{ flag} = Rd [R_s - 1]$
LSL	Logical Shift Left	$Rd = R_m \ll \text{immediate}$, $C \text{ flag} = R_m [32 - \text{immediate}]$ $Rd = Rd \ll R_s, C \text{ flag} = Rd [32 - R_s]$



L, S R

Logical shift right



$Rd = Rm >> \text{immediate}$
 $C \text{ flag} = Rd[\text{immediate} - 1]$

$Rd = Rd >> Rs,$

$C \text{ flag} = Rd[Rs - 1]$

RO R

Rotate right a 32-bit
value

$Rd = Rd \text{ RIGHT}_-$

ROTATE $Rs,$

$C \text{ flag} = Rd[Rs - 1]$

- * Most data-processing Instructions take two source Operands, through move & move Not take only one.
- * The Compare & Test Instructions only update the condition flags.
- * of the Two Source Operands, one is always a Register.
- * The ~~other~~ other is called a shift operand & is either an immediate value or a Register.

AND, ORR, EOR, BIC - Logical Instructions

Mnemonic	Operation	Action
AND	Logical AND	$Rd := Rn \text{ AND }$ Shifter-operand
ORR	Logical (inclusive) OR	$RD := Rn \text{ OR }$ Shifter-Operand
EOR	Logical Exclusive OR	$Rd := Rn \text{ EOR }$ Shifter-operand
BIC	Bit clear (logical NAND)	$Rd := Rn \text{ AND NOT }$ (Shifter-operand).

- * The Instruction performs a Bitwise Logical Operation of the value of Registers $\langle Rn \rangle$ with the value of shifter-operands, and stores the result in the destination Register $\langle Rd \rangle$.
- * The condition code flags are optionally updated, based on the Result.

Example:

AND, $r_0 \text{ } r_1, r_2$

Logical AND operation



ADC ADD RSB RSC SBC SUB NEG,
- A RITHMATIC Instruction

Mnemonic	Operation	Action
ADC	Add with carry	$R_d := R_n + \text{shifter_operand} + \text{carry flag.}$
ADD	Add	$R_d := R_n + \text{shifter_operand}$
RSB	Reverse Subtract	$R_d := \text{shifter_operand} - R_n$
RSC	Reverse Subtract with carry	$R_d := \text{shifter_operand} - R_n - \text{NOT (Carry flag)}$
SBC	Subtract with carry	$R_d := R_n - \text{shifter_opera} - \text{nd} - \text{NOT (Carry flag)}$
SUB	Subtract	$R_d := R_n - \text{shifter_oper} - \text{and}$
NEG	Negate a 32-bit value	

* The Arithmetic Instructions Implement addition & subtraction of 32-bit signed & unsigned values.

Example:- If $r_1 = \underline{0b1111}$, $r_2 = \underline{0b0101}$ after

Solution:-

BIC r_0, r_1, r_2

$\begin{array}{r} \text{111 AND } 0101 \\ \hline 1010 \end{array}$

\therefore Value in r_0 after execution of given instruction $\therefore r_0 = \underline{\underline{0b1010}}$

CMN, CMP, TEQ, TST - Compare & Test Instruction

Mnemonic	Operation	Action
CMN	Compare Negated	Update flags after Rn - shifter - operand
CMP	Compare	Update flags after Rn - shifter - operand
TEQ	Test Equivalence	Update flags after Rn EOR shifter - operand
TST	Test	Update flags after Rn AND shifter - operand

- * The Compare & Test instructions are used to compare & test a register with 32-bit value respectively.

Example

CMP R0, R1 ; R0 - R1 & updates flags according to Result

MOV, MVN - Move Instruction

Mnemonic	Operation	Action
MOV	MOVE	Rd := Shifter operand (no first operand).
MVN	Move Not	Rd := NOT Shifter- operand (no first operand).

- * The MOV (MOVE) instruction copies the values of <shifter operands> to the destination register <Rd>.
- * The MVN <move negative> instruction copies the Logical One's complement of the

value of <shifter-operand> to the destination Register <Rd>.

Ex:- MOV r2, r3 ; $r_2 \leftarrow \underline{r_3}$

ASR, LSL, LSR and ROR instructions.

* Thumb deviates from the ARM style in that the Barrel Shift operations ASR, LSL, LSR & ROR are separate Instructions

ASR - Arithmetic Shift Register

LSL - Logical Shift Left

LSR - Logical Shift Right

ROR - Rotate Right

Ex:- LSL $\underline{\underline{r_2}}, \underline{r_4}$

Topic-02

Branch Instruction

- * All ARM processors support a Branch Instruction that allows a conditional Branch forwards / Backwards up to 32 MB.
- * The Branch with Link (BL) instruction preserves the address of the instruction after the Branch in the LR(R14), thus allows to perform subroutine call.

B, BL, Branch, and Branch and Link.

Syntax:-

B {<cond>} <target_address>

BL {<cond>} <target_address>

Examples :

B Label ; branch Unconditionally to label.

BCC Label ; Branch to Label if carry flag is clear.

BEQ label : Branch to label of zero flag
is set.

MOV PC, #0 : R15 = 0, Branch to location
zero.

BL func : Subroutine call to function
func.

MOV PC, LR : R15 = R14 return to instruction
-ion after the BL.

MOV LR, PC : Store the address of the
instruction

: after the next one into
R14 ready to Return

LDR PC, =func ; load a 32-bit value
into the program

; counter.

Syntax: BLX <target-address>

* The BLX (Branch with Link & Exchange)
instruction is used to call a Thumb subroutine
- me from the ARM instruction set at

an address is specified in the instruction.

Ex:- BLX T-func : Thumb subroutine
call to func.

BX - Branch E Exchange Instruction

Syntax:- BX {<cond>} <Rm>

* BX (Branch & Exchange) Instruction
Branches to an address held in a
Register Rm, with an optional switch
to Thumb execution.

Example:-

BX Fun ; Branch to Target ARM
instruction @ to Target
Thumb instruction.

Topic-03

Software Interrupt Instructions

The ARM instruction set provide two
types of instruction whose main purpose
is to cause a processor exception to

occur:

- * The Software Interrupt (SWI) instruction is used to cause a SWI Exception to occur.
- * This is the main mechanism in the ARM instruction set by which User mode code can make calls to privileged operating system code.
- * The Breakpoint (BKPT) instruction is used for software break points in ARM Architecture versions 5 & above.
- * Its default behaviour is to cause a prefetch abort exception to occur.

Syntax:

SWI {<cond>} <immed24>

<immed24> Is a 24-bit immediate value that is put into bits [23:0] of the instruction.

This value is ignored by the ARM processor, but can be used by an

Operating system SWI Exception handles to determine what operating system service is being requested.

BKPT<immediates>

<immediate> Is a 16-bit immediate value the top 12 bits of which are placed in Bits [19:8] of the instruction.

and the bottom 4 bits of which are placed in Bits [3:0] of the instruction.

This value is ignored by the ARM hardware but can be used by a debugger to store additional information about the break point.

Topic-04

Program Status Register Instructions

There are two instructions for moving the contents of a program status register to or from a general-purpose register.

* Both the CPSR & ISPSR can be accessed.

Syntax:

MR, S{<cond>} <Rd>, CPSR

MR, S{<cond>} <Rd>, ISPSR

MSR{<cond>} CPSR-<fields>, #<immediate>

MSR{<cond>} CPSR-<fields>, <Rm>

MSR{<cond>} ISPSR-<field>, #<immediate>

MSR{<cond>} ISPSR-<fields>, <Rm>

<fields> Is sequence of one or more
of the following:

Set the control field mask
bit(b9t6)

Set the extension field mask
bit(b9t17)

Set the status field mask
bit(b9t18)

Set the flags field mask
bit(b9t19)

<Rm> Is the general-purpose register to

be transferred to the CPSR or CPISR.

Examples

- * These Examples assume that the ARM processor is already in a privileged mode.
- * If the ARM processor starts in User mode, only the flag update has any effect.

MRS R0 CPSR ; Read the CPSR.

BIC R0 R0 #0XF000000 ; clear the N
Z, C and V

MSR CPSR-f R0 ; update the flag
bit in the CPSR
N, Z, C and V flags
now all clear.

MRS R0 CPSR ; Read the CPSR.

ORR R0 R0 #0X80 ; set the interrupt
enable bit.

MSR CPSR-C, R0 ; update the control
bits in the CPSR

Interrupts (IRQ) now disabled.

MRS R0 CPSR ; Read the CPSR.
BIC R0 R0 #0x1F ; clear the mode bits.

ORR R0 R0 #0x11 ; Set the mode bits
to FIQ mode.

MSR CPSR-C, R0 ; Update the control
bits in the CPSR
now in FIQ mode.

Topic-05

Coprocessor Instructions

The ARM instruction set provides three types of instruction for communicating with coprocessors.

- * The ARM processor to Initiate a coprocessor data processing Operation.
- * ARM Register to be Transferred to and from Coprocessor Register.
- * The ARM Processor to generate address for the coprocessor Load & Store Instructions.

Mnemonic	Operation
C DP	Coprocessor data operation
LDC	Load - Coprocessor Register.
MCR	Move to Coprocessor from ARM Register.
MRC	Move to ARM Register from Coprocessor.
S TC	Store Coprocessor Register.

Table:- Coprocessor Instruction

Syntax:

COP1 {<cond>} <coproc>, <opcode-1>,
<(Rd>, <(Rn>, <(Rn>,
<(Rm>, <opcode-2>

COP2 <coproc>, <opcode-1>, <(Rd>, <(Rn>,
<(Rm>, <opcode-2>

suffix causes the condition field of the instruction to be set to 0b111.

This provides additional opcode space for coprocessor designers.

The resulting instructions can only be executed unconditionally.

<coproc> specifies the name of the coprocessor & causes the corresponding coprocessor number to be placed in the cp-num field of the instruction. The standard coprocessor names are P0, P1, -- P15.

<OpCode-1> specifies which coprocessor operation is to be performed.

<CRd> specifies the destination coprocessor register for the instruction

• <CRn> specifies the coprocessor register that contains the first operand for the instruction.

<CRm> specifies the coprocessor registers that contain the second operand for the instruction.

<OpCode-2> specifies which coprocessor is to be performed.

Example

CDP p5, 2, C12 C10, C3 4 ; Coproc 5 data operation

Specified OpCode 1=2,

OpCode 2=4

destination Register #12

; Source registers are 10 and 3

Syntax:-

MCR {
conds } {
coproc>,
opcode-1>,
<Rd>,
<CRn>,
<CRm> {
opcode-2>}

MCR2 {
coproc>,
opcode-1>,
<Rd>,
<CRn>,
<CRm>,
{
opcode-2>}

<Rd> Is the ARM Register whose value Is transferred to the Coprocessor.

If R15 Is specified for <Rd>, the result Is UNPREDICTABLE

<CRn> Is The destination coprocessor Registers.

<CRm> Is the an additional destination
⑥ , source coprocessor Registers.

Example:

MCR p14, 1 RT, C7, C12, 6

; ARM Register transfers to

; Coproc 14, opcode 1 = 1,

; opcode 2 = 6

; ARM source Register = R7

; Coproc dest Registers

; are 7 and 12

Syntax:

MRC {conds} {coproc, <opcode-1>, <Rd>,
<CRn>, <CRm>} {opcode-2}

MRC2 {coproc, <opcode-1>, <Rd>, <CRn>,
<CRm>} {opcode=2}

<Rd> specifies the destination ARM
Register for the instruction.

If R15 is specified for Rd , the condition code flags are updated instead of a general-purpose Register.

$\langle CRn \rangle$ specifies the Coprocessor Register that contains the first operand for the Instruction.

$\langle CRm \rangle$ Is an Additional Coprocessor source @ destination Register.

Example:-

MRC p15, 5, R4, C0, C2,3 ; coproc 15

transfer to ARM

; Register opcodes 1=5, opcode

; 2 = 3 ARM destination

; Register = R4 coproc source

; registers are 0 and 2.

Topic-06

Loading Constants

- * We cannot load an arbitrary 32-bit Immediate constant into a Register in a single instruction without performing a data load from Memory.
- * We can load any 32-bit value into a Register with a data load. But there are more direct & efficient ways to load many commonly-used constants.
direct
- * We can include many commonly-used constants directly as operands within data processing instructions, without a separate load operation.
- * The LDR Rd = const pseudo-instruction can construct any 32-bit numeric constant in a single instruction.

- * The LDR pseudo-instruction generates the most efficient single instruction for a specific constant.
- * If the constant can be constructed with a single MOV or MVN instruction, the assembler generates the appropriate instruction.
- * If the constant cannot be constructed with a single MOV or MVN instruction, the assembler:
 - places the value in a literal pool
 - generates an LDR instruction with a program-relative address that reads the constant from the literal pool.

Example

LDR m, [pc, #offset to literal pool]
; load Register m with one word.

; from the address [pc+ offset]
we must ensure that there is a
literal pool within range of the LDR
instruction generated by the Assembler.

Chapter-02

C Compilers & Optimization

Topic-01

Basic C Data Types

- * ARM processors have 32-bit Registers & 32-bit data processing operations.
- * Early versions of the ARM Architecture (ARM V1 to ARM V3) provided hardware support for loading & storing Unsigned 8-bit & Unsigned @ Signed 32-bit values.

<u>Architecture</u>	<u>Instruction</u>	<u>Action</u>
Pre-ARM v4	LDR B	load an Unsigned 8-bit value
	STRB	store a Signed @ Unsigned 8-bit value.
	LDR	load a Signed @ Unsigned 32-bit value.
	STR	store a Signed @ Unsigned 32-bit value.
ARM v4	LDRSB	load a Signed 8-bit value,
	LDRH	load an Unsigned 16-bit value.
	LDRSH	load @ a Signed 16-bit value.
	STRH	store a Signed @ Unsigned 16-bit value.
ARM v5	LDRD	load a Signed @ Unsigned 64-bit value
		store a Signed @ Unsigned 64-bit value.

Table:- Load & Store Instruction by ARM Architecture

<u>C data Type</u>	<u>Implementation</u>		
char	Unsigned	8-bit	byte.
short	Signed	16-bit	halfword
int	Signed	32-bit	word
long	Signed	32-bit	word.
long long	Signed	64-bit	double word.

Table - C compiler data type mappings

1. Local variable Types

- * ARMv4-Based processors can efficiently load & store 8, 16-bit & 32bit data
- * However most ARM data processing operations are 32 bit only.

- * For this reason you should use a 32-bit datatype, int or long for local variable wherever possible.
- * Avoid Using char & short as local variable types.

Example : Checksum function

```

int checksum_v1(int *data)
{
    char i;
    int sum = 0;
    for(i=0; i<64; i++)
    {
        sum += data[i];
    }
    return sum;
}

```

Consider the Compiler output for this function.

checksum - VI

MOV $r2, r0$; $r2 = \text{data}$

MOV $r0, \#0$; $\text{sum} = 0$

MOV $r1, \#0$; $i = 0$

checksum VI-loop

LDR $r3, [r2, r1, LSL, \#2]$; $r3 = \text{data}[i]$.

ADD $r1, r1, \#1$; $r1 = i + 1$

AND $r1, r1, \#0x\text{ff}$; $r1 = (\text{char})r1$.

CMP $r1, \#0x40$; compare $i < 64$

ADD $r0, r3, r0$; $\text{sum} += r3$

BCC checksum_VI-loop { if ($i < 64$) loop }

MOV PC, $r14$; return sum

2. Function Argument Types

- * We know the Local Variable Types that converting Local variables from Types char @ short to type int increases performance & reduce code size.
- * The same holds true for function arguments.

Example: Consider the following simple function, which adds Two 16-bit values having the second, & return a 16-bit sum.

```
short add_v1 (short a, short b)
{
    return a + (b >> 1);
}
```

* For armscc in ADR's function arguments are passed narrow & values returned narrow.

add v1

ADD $\text{r0}, \text{r0}, \text{rs}$; ASR #1 : $\text{r0} = (\text{int})\text{a} + ((\text{int})\text{b} \gg 1)$

MOV $\text{r0}, \text{r0}, \text{LSL}, \#16$

MOV $\text{r0}, \text{r0}, \text{ASR}, \#16$; $\text{r0} = \underline{\text{(short)}\text{r0}}$

MO PC, R14 ; return r0.

3. Signed Versus Unsigned Types

* The above two function Argument Types demonstrate the advantages of using int, rather than a short or short type for local variables & function Arguments.

* In Sub topic compares the Efficiency of signed int & unsigned int.

- * If your code uses addition, subtraction & multiplication, then there is no performance difference between signed & unsigned operations.
- * However there is a difference when it comes to division.

Example: Consider the following short Example that Averages Two Integers.

```
int average_v1(int a, int b)
```

{

 return (a+b)/2;

}

This compiler to

average_v1

ADD r0, r0, r1 ; r0 = a+b

ADD r0, r0, r0.LSR #1 ; if (r0<0)

MOV r0, r0, ASR #1 ; r0 = r0>>1

MO PC - 214 ; return r0.

Topic-02

C Looping structures

* The most efficient ways to code for a while loops on the ARM.

* we start by looking at loops loops with a fixed number of iterations & then move on to loops with a variable number of iterations.

1. Loops with a fixed Number of Iterations

* what is the most efficient way to write a for loop on the ARM?

* Let's return to our checksum Example & look at the looping structure.

* This shows how the compiler treats a loop
with increased incrementing count itt.

```
int checksum_vs(int *data)
```

```
{
```

```
    Unsigned int i;
```

```
    int sum = 0;
```

```
    for (i=0; i<64; i++)
```

```
{
```

```
    sum += *(data++);
```

```
}
```

```
return sum;
```

```
}
```

This compiles to

checksum-vs

ddrge

MOV r2, #0 ; r2 = data

MOV r0, #0 ; sum = 0

MOV r1, #0 ; i = 0

checksum_V5_loop

LDR $r_3, [r_2], \#4$; $r_3 = *(\text{data} + i)$

ADD $r_1, r_1, \#$; $i++$

CMP $r_1, \#0x40$; compare i to 64

ADD r_0, r_3, r_0 ; sum += r_3

BCC checksum_V5_loop ; if ($i < 64$) goto loop.

MOV PC, r_1 ; return sum.

2. Loops Using A Variable Number of Iterations

- * Now suppose we want our checksum routine to handle packets of arbitrary size.
- * We pass in a variable N giving the number of words in the data packet.

The checksum-v7 example shows how the compiler handles a for loop with a variable number of iterations N.

```
int checksum_v7(int *data, unsigned int N){  
    int sum = 0;  
    for( ; N != 0; N--) {  
        sum += *(data++);  
    }  
    return sum;  
}
```

This compiles to

checksum-v7

```
MOV  r2, #0      ; sum = 0  
CMP  r1, #0      ; compare N, 0  
BEQ  checksum-v7_end, ; if (N==0)  
                 ; goto end.
```

checksum-v7-loop

LDR $r3, [rd], \#4$; $r3 = *(\text{data} + r)$

SUBS $r1, r1, \#1$; N-- and set flags

ADD $r2, r3, r2$; sum += r3

BNE checksum-v7-loop; If (N != 0) goto loop.

checksum-v7-end.

MOV $r0, r2$; $r0 = \text{sum}$

MOV PC, r14; return r0.

3. Loop Unrolling

* That each loop iteration costs two instructions in addition to the body of the loop: a subtract to decrement the loop count & a conditional branch

* we call these instructions the "loop overhead."

* On ARM7 & ARM9 processors
the subtract takes one cycle &
the Branch three cycles, giving an
overhead of four cycles ~~for~~ per
cycle.

Example : following code Unrolls our packet
checksum loop by four Times.

```
int checksum_v9(int *data, unsigned  
int N).
```

{

int sum=0;

do

{

sum += * (data);

sum += * (data);

sum += * (data);

sum += * (data);

N = 4;

```
} while (N!=0),  
    return sum;  
}
```

The compiler to

checksum_v9

MOV r2, #0 ; sum = 0

checksum_v9_loop

LDR r3, [r0], #4 ; r3 = *(data++)

SUBS r1, r1, #4 ; N-4 & set

flags.

ADD r2, r3, r2 ; sum += r3

LDR r3, [r0], #4 ; r3 = *(data++)

ADD r2, r3, r2 ; ~~add to sum~~ ~~sum = sum + r3~~

Sum = r3.

LDR r3, [r0], #4 ; r3 = *(data++)

ADD r2, r3, r2 ; sum += r3

BNE checksum_v9_loop ; if (N!=0) goto loop

MOV $\text{r0}, \text{r2}$; $\text{r0} = \text{sum}$.

MOV $\text{pc}, \text{r1}$; return r0 .

Topic-03

Register Allocation

* The compiler attempts to allocate a processor register to each local variable you use in a C function.

To implement a function efficiently, you need to

1. Minimize the number of spilled variables.

2. Ensure that the most important & frequently accessed variables are stored in Registers.

Register Number	Alternate Register names	ATPCIS	Register Usage
r0	a1		Argument Registers. These hold the first four function arguments on a function call & the return value on a function Return. A function may corrupt these Registers & use them as general also scratch Registers within the function.
r1	a2		
r2	a3		
r3	a4		
r4	a5 v1		
r5	a6 v2		
r6	v3		General variable Registers. The function must preserve the values of these Registers.
r7	v4		
r8	v5		
r9	v6 \$b		General variable Register. The function must preserve the callee value of this Register except when compiling for read-write position-independence (RWPI). The r9 holds the static Base address. This is the address of the read-write data.
r10	v7 \$l		General variable Register. The function must preserve the value of this Register except

when compiling with stack.
using a frame pointer. only old versions of
armcc Use a frame pointer.

8101

V8 fp

General variable registers. The function must preserve the value of this register except when compiling using a frame pointer. only old versions of armcc Use a frame pointer.

8102

ip

A general scratch register that the function can corrupt. It is useful as a scratch register. ~~Not use~~ for function veners or other intraprocedure calls. Requirements.

8103

SP

The stack pointer. Pointing to the full descending stack.

8104

lr

The link register. On a function call it holds the return address.

8105

PC

The program counter.

Table: C compiler Register Usage

Topic - 04

Function calls

- * The ARM Procedure call Standard (APCS) defines how to pass function arguments & Return values in ARM Registers.
- * The More Recent ARM-Thumb procedure call standard (ATPCS) covers ARM & Thumb interworking as well.
- * The first four Integer arguments are passed in the first four ARM registers - $r0, r1, r2, \text{ & } r3$.
- * Function return Integer values are passed in $r0$.
- * This description covers only integer @ pointers arguments.
- * The first point to Note about The procedure call standard of the four-Register Rule.

Example :- ATPC.S Argument passing

char *queue_byles_v1c

char *Q_start,

char *Q_end,

char *Q_ptr,

char *data,

Unsigned int N)

}

do

{

* (Q_ptr++) = *(data++);

If (Q_ptr == Q_end)

{

Q_ptr = Q_start;

}

} while(--N);

return Q_ptr;

}

This compiles to

queue-bytes-v1

STR $r14, [r13, \#-4]$; save lr on the stack

LDR $r12, [r13, \#4]$; $r12 = N$

queue-v1-loop

LDRB $r14, [r3], \#1$; $r14 = *(\text{data}++)$

STRB $r14, [r2], \#1$; $*(\text{Q_ptr}++) = r14$

CMP $r2, r1$; $\therefore Q_ptr = Q_end$

MOVEQ $r2, r0$

$\therefore Q_ptr = Q_start$

SUBS $r12, r12, \#1$; --N and set flags.

BNE queue_v1-loop; if ($N \neq 0$) goto loop.

MOV $r0, r2$

$\therefore r0 = Q_ptr$.

LDR PC, $[r13], \#4$; return r0.

Compare this with a more structured approach using three functions arguments.

Topic - 05

Pointer Aliasing

- * Two pointers are said to alias when they point to the same address.
- * If you write to one pointer it will affect the value your read from the other pointer.
- * In a function the compiler often doesn't know which pointers can alias & which pointers can't.
- * The compiler must be very pessimistic & assume that any write to a pointer may affect the value & read from any other pointer, which can significantly reduce code efficiency.

Example: The following function increments
two Timer values by a step amount.

```
void timers_v1 (int *timer1, int *timer2, int
                 step)
{
    *timer1 += step;
    *timer2 += step;
}
```

This compiles to

timers_v1

LDR r3, [x0, #0] ; r3 = *timer1

LDR r12, [x2, #0] ; r12 = step

ADD r3, r3, r12 ; r3 += r12

STR r3, [x0, #0] ; *timer1 = r3

LDR r0, [x1, #0] ; r0 = *timer2

LDR r2, [x2, #0] ; r2 = step

ADD r0, r0, r2 ; r0 += r2

STR r0, [x1, #0] ; *timer2 = r0

MOV PC, r4 ; return.

Note:- That the compiler loads from
step twice.