

MICROCONTROLLER & EMBEDDED  
SYSTEM



Chapter-01

Module-02

Introduction To The ARM Instruction Set


C Compilers & Optimization

Topic 01

Data Processing Instruction

Mnemonic	Operation	Action
AND	Logical AND	$Rd := Rn \text{ AND } \text{shifter\_operand}$
EOR	Logical Exclusive OR	$Rd := Rn \text{ EOR } \text{shifter\_operand}$
SUB	Subtract	$Rd := Rn \text{ shifter\_operand}$



R, S B	Reverse Subtract	$R_d := \text{Subtract\_operand}$ $R_n$ .
ADD	Add	 $R_d := R_n + \text{Shifter\_oper}$ -and
ADC	Add with carry	$R_d := R_n + \text{Shifter\_Oper}$ -and + Carry Flag.
SBC	Subtract with carry	$R_d := R_n - \text{Shifter\_oper}$ operand - NOT (Carry Flag)
R, S C	Reverse Subtract with carry	$R_d := \text{Shifter\_operand}$ $R_n - \text{NOT (Carry Flag)}$
TST	Test	Update flags after $R_n$ & AND Shifter-operand
TEQ	Test Equivalence	Update flags after $R_n$ EOR Shifter-operand.
CMR	Compare	Update flags after $R_n - \text{Shifter\_operand}$
CMN	Compare Negated	Update flags after $R_n + \text{Shifter\_operand}$ .



ORR	Logical (inclusive) OR	$Rd := Rn \text{ OR } \text{shifter\_operand}$
MOV	Move	$Rd := \text{shifter\_operand}$ (no first operand)
BIC	Bit clear (Logical NAND)	$Rd := Rn \text{ AND NOT}$ (shifter_operand)
MVN	Move Not	$Rd := \text{NOT shifter\_operand}$ (no first operand)
ASR	Arithmetic shift right	$Rd = Rm \gg \text{immediate}$ , C flag = $Rm$ [immediate - 1] $Rd = Rd \gg R_s$ , C flag = $Rd$ [ $R_s - 1$ ]
LSL	Logical shift left	$Rd = Rm \ll \text{immediate}$ C flag = $Rm$ [ $32 - \text{immediate}$ ] $Rd = Rd \ll R_s$ , C flag = $Rd$ [ $32 - R_s$ ]







$L, S, R$

Logical shift right

$Rd = Rm \gg \text{immediate}$   
C flag =  $Rd[Rd - 1]$

$Rd = Rd \gg R_s,$

C flag =  $Rd[R_s - 1]$

ROR

Rotate right a 32-bit  
value

$Rd = Rd \text{ RIGHT}$


ROTATE  $R_s,$

C flag =  $Rd[R_s - 1]$

- \* Most data-processing instructions take two source operands, though Move & Move Not take only one.
- \* The Compare & Test instructions only update the condition flags.
- \* Of the two source operands, one is always a register.
- \* The ~~other~~ other is called a shift operand & is either an immediate value or a register.



# AND, ORR, EOR, BIC - Logical Instructions



Mnemonic	Operation	Action
AND	Logical AND	$Rd := Rn \text{ AND } \text{Shifter\_operand}$
ORR	Logical (inclusive) OR	$Rd := Rn \text{ OR } \text{Shifter\_operand}$
EOR	Logical Exclusive OR	$Rd := Rn \text{ EOR } \text{Shifter\_operand}$
BIC	Bit clear (Logical NAND)	$Rd := Rn \text{ AND NOT } (\text{Shifter\_operand})$

\* The Instruction performs a Bitwise Logical Operation of the value of Register  $\langle Rn \rangle$  with the value of  $\langle \text{shifter-operand} \rangle$ , and stores the Result in the destination Register  $\langle Rd \rangle$

\* The condition code flags are optionally updated, Based on the Result



Example: AND, r0, r1, r2

Logical AND operation



ADC, ADD, RSB, RSC, SBC, SUB, NEG  
- ARITHMETIC Instruction

Mnemonic	Operation	Action
ADC	Add with Carry	$Rd := Rn + \text{shifter\_operand} + \text{carry flag}$
ADD	Add	$Rd := Rn + \text{shifter\_operand}$
RSB	Reverse Subtract	$Rd := \text{shifter\_operand} - Rn$
RSC	Reverse Subtract with Carry	$Rd := \text{shifter\_operand} - Rn - \text{NOT (Carry flag)}$
SBC	Subtract with Carry	$Rd := Rn - \text{shifter\_operand} - \text{NOT (Carry flag)}$
SUB	Subtract	$Rd := Rn - \text{shifter\_operand}$
NEG	Negate a 32-bit value	



\* The Arithmetic Instructions Implement addition & subtraction of 32-bit signed & unsigned values.

Example:- If  $r_1 = 0b1111$ ,  $r_2 = 0b0101$  after

Solution:-  $BIC\ r_0, r_1, r_2$   
 $1111\ \text{AND}\ 0101 = \underline{1010}$   
 $\therefore$  value in  $r_0$  after execution of given instruction is:  $r_0 = \underline{0b1010}$

CMN, CMP, TEQ, TST - Compare & Test Instruction

Mnemonic	Operation	Action
CMN	Compare Negated	Update flags $\{shifter + shifter - operand\}$
CMP	Compare	Update flags after $Rn - shifter - operand$
TEQ	Test Equivalence	Update flags after $Rn\ \text{EOR}\ shifter - operand$ .
TST	Test	Update flags after $Rn\ \text{AND}\ shifter - operand$ .



\* The Compare & Test instructions are used to compare & test a register with 32-bit value respectively.

### Example

CMP r0, r1 ; r0 - r1 & updates flags according to Result

MOV, MVN - Move Instruction

Mnemonic	Operation	Action
MOV	move	$Rd := \text{shifter\_operand}$ (no first operand).
MVN	move Not	$Rd := \text{NOT shifter\_operand}$ (no first operand).

\* The MOV (MOVE) instruction copies the values of <shifter\_operands> to the destination registers <Rd>.

\* The MVN (move negative) instruction copies the Logical One's complement of the



value of  $\langle \text{shifter\_operand} \rangle$  to the destination Register  $\langle R_d \rangle$ .

Ex:- MOV r2, r3 ; r2  $\leftarrow$  r3

ASR, LSL, LSR and ROR instructions.

\* Thumb derivatives from the ARM style in that the Barrel Shift operations ASR, LSL, LSR & ROR are separate Instructions

ASR - Arithmetic Shift Register

LSL - Logical Shift Left

LSR - Logical Shift Right

ROR - Rotate Right

Ex:- LSL r2, r4



## Topic-02

### Branch Instruction

\* All ARM processors support a Branch Instruction that allows a conditional Branch forwards / Backwards up to 32 MB.

\* The Branch with Link (BL) instruction preserves the address of the instruction after the Branch in the LR(R14), this allows to perform subroutine call.

B, BL, Branch, and Branch and Link.

Syntax:-

B {<cond>} <target-address>

BL {<cond>} <target-address>

Examples :

B Label ; branch Unconditionally to Label.

BCC Label ; Branch to Label if carry flag is clear.



BEQ label : Branch to label if zero flag is set.

MOV PC, #0 : R15 = 0, Branch to location zero.

BL func : subroutine call to function func.

MOV PC, LR : R15 = R14 return to instruction after the BL.

MOV LR, PC : store the address of the instruction

: after the next one into R14 ready to return

LDR PC, =func ; load a 32-bit value into the program

: counter.

Syntax: BLX <target-address>

\* The BLX (Branch with Link & Exchange) instruction is used to call a Thumb subroutine from the ARM instruction set at



an address is specified in the instruction.

Ex: BLX T\_func ; Thumb subroutine  
call to func.

BX - Branch & Exchange Instruction

Syntax:- BX { <cond> } <Rm>

\* BX (Branch & Exchange) Instruction  
branches to an address held in a  
Register Rm, with an optional switch  
to Thumb Execution.

Example:

BX Fun ; Branch to Target ARM  
instruction @ to Target  
Thumb instruction.

Topic-03

Software Interrupt Instructions

The ARM instruction set provide two  
types of Instruction whose main purpose  
is to cause a processor Exception to



occur:

- \* The Software Interrupt (SWI) instruction is used to cause a SWI Exception to occur.
- \* This is the main mechanism in the ARM instruction set by which user mode code can make calls to privileged operating system code.
- \* The Breakpoint (BKPT) instruction is used for software breakpoints in ARM Architecture versions 5 & Above.
- \* Its default behaviour is to cause a prefetch abort Exception to occur.

Syntax:

SWI { <cond> } <immed 24>

<immed 24> is a 24-bit immediate value that is put into bits [23:0] of the instruction.

This value is ignored by the ARM processor, but can be used by an



Operating system SWI Exception handles to determine what operating system service is being requested.

BKPT <immediate>

<immediate> Is a 16-bit immediate value the top 12 bits of which are placed in Bits [19:8] of the Instruction,

and the Bottom 4 bits of which are placed in Bits [3:0] of the instruction.

This value is ignored by the ARM hardware but can be used by a debugger to store additional information about the break-point.

#### Topic-04

#### Program Status Register Instructions

There are two instructions for moving the contents of a program status register to or from a general-purpose register.



\* Both the CPISR & SPISR can be accessed.

Syntax:

MRS {<cond>} <Rd>, CPISR

MRS {<cond>} <Rd>, SPISR

MSR {<cond>} CPISR-<fields>, #<immediates>

MSR {<cond>} CPISR-<fields>, <Rm>

MSR {<cond>} SPISR-<field>, #<immediates>

MSR {<cond>} SPISR-<fields>, <Rm>

<fields> Is sequence of one or more of the following:

sets the control field mask  
bit(bit 6)

sets the extension field mask  
bit bit 17)

sets the status field mask  
bit bit 18)

sets the flags field mask  
bit bit 19)

<Rm> Is the general-purpose register to



be Transferred to the CPSR or IPSR.

## Examples

- \* These Example assume that the ARM processor is Already in a privileged mode.
- \* If the ARM processor starts in User Mode, only the flag update has any Effect.

MRS R0, CPSR ; Read the CPSR.

BIC R0, R0, #0xF0000000 ; clear the N, Z, C and V bits.

MISR CPSR-f, R0 ; Update the flag bit in the CPSR. N, Z, C, and V flags now all clear.

MRS R0, CPSR ; Read the CPSR.

ORR R0, R0, #0x80 ; set the Interrupt disable bit.

MISR CPSR-C, R0 ; Update the Control bits in the CPSR.



interrupts (IRQ) now disabled.

~~MRS~~ ~~CPSR-IR~~, R0 ; Update the control bits in the CPSR

MRS R0, CPSR ; Read the CPSR.

BIC R0, R0, #0x1F ; Clear the mode bits.

ORR R0, R0, #0x11 ; Set the mode bits to FIQ mode.

MSR CPSR-C, R0 ; Update the control bits in the CPSR now in FIQ mode.

## Topic-05

### Coprocessor Instructions

The ARM instruction set provides three types of instruction for communicating with coprocessors.



\* The ARM processor to Initiate a coprocessor data processing Operation.

\* ARM Register to be Transferred to and from Coprocessor Register.

\* The ARM Processor to generate address for the coprocessor Load & Store Instructions.

Monemonic	Operation
CDP	Coprocessor data operation
LDC	Load - Coprocessor Register.
MCR	Move to Coprocessor from ARM Register.
MRC	Move to ARM Register from Coprocessor.
STC	Store Coprocessor Register.

Table: Coprocessor Instruction



## Syntax:-

$\langle \text{CDP} \rangle \{ \langle \text{cond} \rangle \} \langle \text{coproc} \rangle, \langle \text{opcode-1} \rangle,$   
 $\langle \text{CRd} \rangle, \langle \text{CRn} \rangle, \langle \text{CRn} \rangle,$   
 $\langle \text{CRm} \rangle, \langle \text{opcode-2} \rangle$

$\langle \text{CDP2} \rangle \langle \text{coproc} \rangle, \langle \text{opcode-1} \rangle, \langle \text{CRd} \rangle, \langle \text{CRn} \rangle,$   
 $\langle \text{CRm} \rangle, \langle \text{opcode-2} \rangle$

Suffix causes the condition field of the instruction

to be set to 0b1111.

This provides additional opcode space for coprocessor designers.

The resulting instructions can only be executed unconditionally.

$\langle \text{coproc} \rangle$  specifies the name of the coprocessor & causes the corresponding coprocessor number to be placed in the cp-num field of the instruction. The standard generic coprocessor names are P0, P1, ..., P15.



<Opcode-1> specifies which coprocessor operation is to be performed.

<CRd> specifies the destination coprocessor register for the instruction.

<CRn> specifies the coprocessor register that contains the first operand for the instruction.

<CRm> specifies the coprocessor register that contains the second operand for the instruction.

<Opcode-2> specifies which coprocessor operation is to be performed.

### Example

CDP p5, 2, C12 C10, C3, 4 ; Coproc 5 data operation

opcode 1 = 2,

opcode 2 = 4

destination register is 12



; source registers are 10 and 3

Syntax:

MCR <cond> { <coproc>, <opcode-1>, <Rd>, <CRn>, <CRm> } { <opcode-2> }

MCR2 <coproc>, <opcode1>, <Rd>, <CRn>, <CRm>, { <opcode-2> }

<Rd> is the ARM Register whose value is transferred to the coprocessor.

If R15 is specified for <Rd>, the result is UNPREDICTABLE

<CRn> is the destination coprocessor Register.

<CRm> is the an additional destination  
⑥ source coprocessor Register.



## Example:

MCR p14, 1, R7, C7, C12, 6

∴ ARM Register transfers to

∴ Coproc 14, opcode 1 = 1,

∴ opcode 2 = 6

∴ ARM source Register = R7

∴ Coproc dest Registers

∴ are 7 and 12

## Syntax:

MRC {<cond>} {<coproc>, <opcode-1>, <Rd>, <CRn>, <CRm>, {<opcode-2>}}

MRC2 {<coproc>, <opcode-1>, <Rd>, <CRn>, <CRm>, {<opcode-2>}}

<Rd> specifies the destination ARM Register for the Instruction.



If R15 is specified for <Rd>, the condition code flags are updated instead of a general-purpose register.

<CRn> specifies the Coprocessor Register that contains the first operand for the instruction.

<CRm> is an additional coprocessor source @ destination register.

Example:

MRC p15, 5, R4, C0, C2, 3 ; Coproc 15  
transfers to ARM

; Register opcode 1 = 5, opcode

; 2 = 3 ARM destination

; Register = R4 Coproc source

; register are 0 and 2.



## Topic-06

### Loading ~~Arbitrary~~ Constants

- \* We cannot load an Arbitrary 32-bit Immediate constant into a Register in a ~~big~~ single Instruction without performing a data load from memory.
- \* We can load any 32-bit value into a Register with a data load, but there are more direct & efficient ways to load many ~~can~~ commonly-used constants.  
~~direct~~
- \* We can include many commonly-used constants directly as operands within data processing instructions, without a separate load operation.
- \* The LDR Rd = Const pseudo-instruction can construct any 32-bit numeric constant in a single Instruction.



\* The LDR pseudo-instruction generates the most efficient single instruction for a specific constant:

\* If the constant can be constructed with a single MOV @ MVN instruction the assembler generates the appropriate instruction.

\* If the constant cannot be constructed with a single MOV @ MVN instruction the assembler:

- places the value in a literal pool
- Generates an LDR instruction with a Program-Relative address that reads the constant from the literal pool.

### Example

```
LDR r0, [PC, #offset to literal pool]
; load Register r0 with one word.
```



; from the address [pc + offset]

\* We must ensure that there is a literal pool within range of the LDR instruction generated by the assembler.

## Chapter - 02

### C Compilers & Optimization

#### Topic - 01

#### Basic C Data Types

- \* ARM processors have 32-bit registers & 32-bit data processing operations.
- \* Early versions of the ARM architecture (ARM v1 to ARM v3) provided hardware support for loading & storing unsigned 8-bit & unsigned <sup>64</sup> signed 32-bit values.



Architecture	Instruction	Action
Proc-ARM v4	LDR B	load an Unsigned 8-bit value
	STRB	store a signed @ Unsigned 8-bit value.
	LDR	load a signed @ Unsigned 32-bit value.
	STR	store a signed @ Unsigned 32-bit value.
ARM v4	LDRSB	load a signed 8-bit value,
	LDRH	load an Unsigned 16-bit value.
	LDRSH	load @ a signed 16-bit value.
	STRH	store a signed @ unsigned 16-bit value.
ARM v5	LDRD	load a signed @ Unsigned 64-bit value
		store a signed @ unsigned 64-bit value.

Table:- Load & Store Instruction by ARM Architecture



C data Type	Implementation
char	Unsigned 8-bit byte.
short	signed 16-bit halfword
int	signed 32-bit word
long	signed 32-bit word.
long long	signed 64-bit double word.

Table: C compiler data type mappings

1. Local variable Types

- \* ARMv4-Based processors can Efficiently load & store 8, 16-bit & 32-bit data
- \* However most ARM data processing operations are 32 bit only.



\* For this reason you should use a 32-bit datatype, int or long for local variable whenever possible.

\* Avoid using char & short as local variable types.

Example: checksum function

```
int checksum_v1(int *data)
```

```
{
```

```
    char i;
```

```
    int sum = 0;
```

```
    for(i=0; i<64; i++)
```

```
    {
```

```
        sum += data[i];
```

```
    }
```

```
    return sum;
```

```
}
```



Consider the compiler output for this function.

checksum\_v1

MOV r2, r0 ; r2 = data

MOV r0, #0 ; sum = 0

MOV r1, #0 ; i = 0

checksum\_v1\_loop

LDR r3, [r2, r1, LSL, #2] ; r3 = data[i].

ADD r1, r1, #1 ; r1 = i + 1

AND r1, r1, #0xff ; i = (char) r1.

CMP r1, #0x40 ; compare i 64

ADD r0, r3, r0 ; sum += r3

BCC checksum\_v1\_loop ; if (i < 64) loop

MOV PC, r14 ; return sum



## 2. Function Argument Types

\* We saw the Local variable Types that converting Local variables from Types `char @ iShort` to type `int` increases performance & reduce code size.

\* The same holds ~~the~~ for function arguments.

Example: Consider the following simple Function, which adds two 16-bit values having the second, & return a 16-bit sum.

```
short add-v1 (short a, short b)
{
    return a + (b >> 1);
}
```



\* For armcc in AD's function arguments are passed narrow & value Returned narrow.

add v1

```
ADD r0, r0, r1, ASR #1 ; r0 = (int)a  
+ ((int)b >> 1)
```

```
MOV r0, r0, LSL, #16
```

```
MOV r0, r0, ASR #16 ; r0 = (short)r0
```

```
MO PC, r14 ; return r0.
```

### 3. Signed Verses Unsigned Types

\* The Above two Function Argument Types demonstrate the Advantages of using int, rather than a char or short type for local variables & function arguments.

\* In sub topic compares the Efficiency of signed int & unsigned int.



\* If your code uses addition, subtraction & multiplication, then there is no performance difference between signed & unsigned operations.

\* However there is a difference when it comes to division.

Example: Consider the following short example that averages two integers.

```
int average_v1(int a, int b)
{
    return (a+b)/2;
}
```

This compiles to

```
average_v1
    ADD    r0, r0, r1    ; r0 = a + b
    ADD    r0, r0, r0, LSR, #1    ; r0 = (a + b) / 2
    MOV    r0, r0, ASR, #1    ; r0 = (a + b) / 2
    MOV    PC, r4    ; return r0.
```



## Topic-02

### C Looping structures

\* The most efficient ways to code for  
& while loops on the ARM.

\* we start by looking at ~~loops~~ loops  
with a fixed number of iterations &  
then move on to loops with a  
variable number of iterations.

#### 1. Loops with a fixed number of iterations

\* what is the most efficient way to  
write a for loop on the ARM?

\* Let's return to our checksum Example &  
look at the looping structure.



\* This shows how the compiler treats a loop with ~~increments~~ incrementing count  $i++$ .

```
int checksum_vs(int *data)
```

```
{
```

```
    unsigned int i;
```

```
    int sum = 0;
```

```
    for (i = 0; i < 64; i++)
```

```
    {
```

```
        sum += *(data++);
```

```
    }
```

```
    return sum;
```

```
}
```

This compiler to

checksum\_vs

~~mov~~

MOV

r2, r0

; r2 = data

MOV

r0, #0

; sum = 0

MOV

r1, #0

; i = 0



checksum-V5\_loop

```
LDR r3, [r2], #4      ; r3 = *(data++)
ADD r1, r1, #1        ; i++
CMP r1, #0x40         ; compare i, 64
ADD r0, r3, r0        ; sum += r3
BCC checksum_V5_loop ; if (i < 64) goto loop.
MOV PC, r14           ; return sum.
```

2. Loops Using A Variable Number of Iterations

\* Now suppose we want our checksum routine to handle packets of arbitrary size.

\* We pass in a variable  $N$  giving the number of words in the data packet.



The checksum-v7 example shows how the compiler handles a for loop with a variable number of iterations N.

```
int checksum_v7(int *data, unsigned int N)
{
    int sum = 0;
    for( ; N != 0; N--)
    {
        sum += *(data++);
    }
    return sum;
}
```

The compiler to

checksum-v7

```
MOV    r2, #0           ; sum = 0
CMP    r1, #0           ; compare N, 0
BEQ    checksum_v7_end ; if (N == 0)
                                goto end.
```



checksum\_v7\_loop

```
LDR    r3, [r0], #4 ; r3 = *(data++)
SUBS   r1, r1, #1 ; N-- and set flags
ADD    r2, r3, r2 ; sum += r3
BNE    checksum_v7_loop ; If (N != 0) goto loop.
checksum_v7_end.
MOV    r0, r2 ; r0 = sum
MOV    PC, r14 ; return r0.
```

### 3. Loop Unrolling

\* That each loop iteration costs two instructions in addition to the body of the loop: a subtract to decrement the loop count & a conditional branch

\* we call these instructions the loop overhead.



\* On ARM7 @ ARM9 processors

the subtract takes 1 cycle &  
the Branch three cycles, giving an  
overhead of four cycles per  
cycle.

Example: following code unrolls our packet  
checksum loop by four times.

```
int checksum_v9 (int *data, unsigned  
int N).
```

```
{  
    int sum = 0;
```

```
    do  
    {
```

```
        sum += *(data);
```

```
        sum += *(data);
```

```
        sum += *(data);
```

```
        sum += *(data);
```

```
        N -= 4;
```



```

} while (N != 0);
return sum;
}

```

The compiler to

checksum\_v9

```
MOV r2, #0 ; sum = 0
```

checksum\_v9\_loop

```
LDR r3, [r0], #4 ; r3 = *(data++)
```

```
SUBS r1, r1, #4 ; N--4 & set flags.
```

```
ADD r2, r3, r2 ; sum += r3
```

```
LDR r3, [r0], #4 ; r3 = *(data++)
```

```
ADD r2, r3, r2 ; sum += *(data++)
sum += r3.
```

```
LDR r3, [r0], #4 ; r3 = *(data++)
```

```
ADD r2, r3, r2 ; sum += r3.
```

```
BNE checksum_v9_loop ; if (N != 0) goto loop
```



MOV r0, r2 ; r0 = sum.

MOV pc, r4 ; return r0.

## Topic-03

### Register Allocation

\* The compiler attempts to allocate a processor registers to each local variable you use in a C function.

To Implement a function Efficiently, you  
need to

1. Minimize the number of spilled variables.

2. Ensure that the most important & frequently accessed variables are stored in registers.



Register Number	Alternate Register names	ATPCS Register Usage
r0	a1	<p>Argument Registers. These hold the first four function arguments on a function call &amp; the return value on a function return. A function may corrupt these registers &amp; use them as general <del>regs</del> scratch registers within the function.</p> <p>General Variable Registers. The function must preserve the callee values of these registers.</p>
r1	a2	
r2	a3	
r3	a4	
r4	<del>v1</del> v1	
r5	<del>v2</del> v2	
r6	v3	
r7	v4	
r8	v5	
r9	v6 sb	
r10	v7 sl	<p>General variable Register. The function must preserve the callee value of this register except</p>



		when compiling <sup>with stack.</sup> using a frame pointer, only old versions of <del>armcc</del> Use a frame pointer
r101	VR fp	General variable registers. The function must preserve the value of this register except when compiling using a frame pointer. only old versions of <del>armcc</del> Use a frame pointer.
r12	ip	A general scratch register that the function can corrupt. It is useful as a scratch register <del>that is</del> for function <del>versions</del> or other intraprocedure call requirements.
r13	SP	The stack pointer, pointing to the full descending stack.
r14	lr	The link register, on a function call this holds the return address.
r15	PC	The program counter.

Table: C Compiler Register Usage



## Topic-04

### Function calls

- \* The ARM Procedure Call Standard (APCS) defines how to pass function arguments & Return values in ARM Registers.
- \* The More Recent ARM-Thumb procedure Call Standard (ATPCS) covers ARM & Thumb interworking as well.
- \* The ~~four~~ first four Integer arguments are passed in the first four ARM registers  $r0, r1, r2, \& r3$ .
- \* Function Return Integer values are passed in  $r0$ .
- \* This description covers only integer @ pointers arguments.
- \* The first point to Note about The procedure Call Standard is the four-Register Rule.



Example:- ATPC's Argument passing

char \*queue\_bytes\_vic

char \*Q\_start,

char \*Q\_end,

char \*Q\_ptr,

char \*data,

Unsigned int N)

{

do

{

\* (Q\_ptr++) = \* (data++);

if (Q\_ptr == Q\_end)

{

Q\_ptr = Q\_start;

}

} while(--N);

return Q\_ptr;

}



This compiles to

queue-bytes-v1

STR r14, [r13, #-4] ; save lr on the stack

LDR r12, [r13, #4] ; r12 = N

queue\_v1\_loop

LDRB r14, [r3], #1 ; r14 = \*(data++)

STRB r14, [r2], #1 ; \*(Q\_ptr++) = r14

CMP r2, r1 ; if (Q\_ptr == Q\_end)

MOVEQ r2, r0 ; if (Q\_ptr == Q\_start)

SUBS r12, r12, #1 ; --N and set flags.

BNE queue\_v1\_loop ; if (N != 0) goto loop.

MOV r0, r2 ; r0 = Q\_ptr.

LDR PC, [r13], #4 ; return r0.

Compare this with a more structured approach using three function arguments.



## Topic - 05

### Pointer Aliasing

- \* Two pointers are said to alias when they point to the same address.
- \* If you write to one pointer it will affect the value you read from the other pointer.
- \* In a function the compiler often doesn't know which pointers can alias & which pointers can't.
- \* The compiler must be very pessimistic & assume that any write to a pointer may affect the value read from any other pointer, which can significantly reduce code efficiency.



Example :- The following function increments two timer values by a step amount.

```
void timers_v1 (int *timer1, int *timer2, int
                *step)
{
    *timer1 += *step;
    *timer2 += *step;
}
```

This compiles to

timers\_v1

LDR r3, [r0, #0] ; r3 = \*timer1

LDR r12, [r2, #0] ; r12 = \*step

ADD r3, r3, r12 ; r3 += r12

STR r3, [r0, #0] ; \*timer1 = r3

LDR r0, [r1, #0] ; r0 = \*timer2

LDR r2, [r2, #0] ; r2 = \*step

ADD r0, r0, r2 ; r0 += r2

STR r0, [r1, #0] ; \*timer2 = r0

MOV PC, r4 ; return.



Note: - That the compiler loads from  
step twice.